Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - division in vhdl

Search list

[Internet-Network] subr

Description: VHDL 8位无符号除法器 试验报告 计算前在A和B端口输入被除数和除数，然后在Load线上送高电平，把数据存到除法计算电路内部，然后经过若干个时钟周期，计算出商和余数，并在C和D端输出。 其实现方法是，将除法器分为两个状态：等待状态与运算状态。 开始时除法器处于等待状态，在该状态，在每一时钟上升沿，采样Load信号线，若是低电平，则仍处于等待状态，如果采样到高电平，除法器读取A，B数据线上的输入数据，保存到内部寄存器a_r，b_r，置c_r为0，d_r为a_r，判断除数是否为零，若不为零则进入运算状态。 -VHDL eight unsigned divider calculation of the test report before the A and B ports to import and dividend divider, and then sent to I Load line, the data are uploaded to the internal division calculation circuit, and then after a number of clock cycles, and worked out more than a few, and in the C-and D output. Their method is to be divided into two division for the state : waiting for the state and Operational state. At the beginning divider waiting for the state, in the state in each clock rising edge, sampling Load signal line, if low-level, it is still waiting for the state, if the sampling to allow high output, Divider read A, B online data input data, preservation of the internal registers renovation r, b_r, home c_r 0, d_r a_r to determine whether the divisor zero, if not zero, it
Platform: | Size: 83109 | Author: aa | Hits:

[VHDL-FPGA-Verilog] division_cordic

Description: verilog code for division based on cordic algorithm
Platform: | Size: 1024 | Author: meysam | Hits:

[VHDL-FPGA-Verilog] TestBench

Description: 怎样写testbench 本文的实际编程环境：ISE 6.2i.03 ModelSim 5.8 SE Synplify Pro 7.6 编程语言 VHDL 在ISE 中调用ModelSim 进行仿真-、assert (s_cyi((DWIDTH-1)/4) = 0 ) and (s_ovi = 0 ) and (s_qutnt = conv_std_logic_vector(v_quot,DWIDTH)) and (s_rmndr = conv_std_logic_vector(v_remd,DWIDTH)) report "ERROR in division!" severity failure
Platform: | Size: 90112 | Author: lei | Hits:

[Software Engineering] DesignofFloatingPointCalculatorBasedonFPGA

Description: 给出系统的整体框架设计和各模块的实现，包括芯片的选择、各模块之间的时序以及控制、每个运算模块详细的工作原理和算法设计流程；通过VHDL语言编程来实现浮点数的加减、乘除和开方等基本运算功能；在Xilinx ISE环境下，对系统的主要模块进行开发设计及功能仿真，验证 了基于FPGA的浮点运算。 -The overall framework of system design and realization of each module which contain selection of chip，timing and control between modules，detailed principle and design process of algorithm for each module were all described；The basic calculating functions of floating-point numbers，such as addition, subtraction，multiplication，division and extraction were implemented with VHDL. In the circumstance of Xilinx ISE，the development and functional simulation for main modules of system were accomplished，and then floating point calculation based on FPGA Was confirmed
Platform: | Size: 3488768 | Author: mabeibei | Hits:

[Other] test

Description: 简易计算器 2位数字的加减乘除 用VHDL编程 在实验箱上实现-Simple Calculator 2-digit addition and subtraction, multiplication and division using VHDL programming to achieve in the experimental box
Platform: | Size: 3794944 | Author: 方婷 | Hits:

[VHDL-FPGA-Verilog] cFFT

Description: CFFT is a radix-4 fast Fourier transform (FFT) core with configurable data width and a configurable number of sample points in the FFT. Twiddle factors are implemented using the CORDIC algorithm, causing the gain of the CFFT core to be different from the standard FFT algorithm. This variation in gain is not important for orthogonal frequency division modulation (OFDM) and demodulation. The gain can be corrected, to that of a conventional FFT, by applying a constant multiplying factor.
Platform: | Size: 183296 | Author: Nagendran | Hits:

[VHDL-FPGA-Verilog] division_imp4_v5

Description: Code VHDL for Newton Raphson BCD Division and Carry Save Multiplication in BCD
Platform: | Size: 8192 | Author: Juan Manuel | Hits:

[VHDL-FPGA-Verilog] MIMASUO

Description: 伴随着集成电路(IC)技术的发展,EDA技术已经成为现代电子设计的发展趋势，并在各大公司、企事业单位和科研教学部门广泛使用。VHDL是一种全方位的硬件描述语言，几乎覆盖了以往各种硬件描述语言的功能，整个自顶向下或自底向上的电路设计过程都可以用VHDL来完成。本文阐述了EDA的概念和发展、VHDL语言的优点和语法结构并分析讲解了智能抢答器的各模块的功能要求、基本原理以及实现方法。本系统的设计就是采用VHDL硬件描述语言编程，基于Quartus II平台进行编译和仿真来实现的，其采用的模块化、逐步细化的设计方法有利于系统的分工合作，并且能够及早发现各子模块及系统中的错误，提高系统设计的效率。本设计主要的功能是：1.对第一抢答信号的鉴别和锁存功能； 2.限时功能3.记分功能4.数码显示。-With the integrated circuit (IC) technology development, EDA technology has become the development trend of modern electronic design, And in major companies, enterprises and scientific research and teaching departments widely used. VHDL is a full range of hardware Description language documents, covering almost the past, the function of a variety of hardware description language, the whole top-down or bottom- Up the circuit design process can be done with VHDL. This paper describes the concept and development of EDA, VHDL Grammatical structure of language and analyze the strengths and intelligent Responder explained the functional requirements of each module, the basic principles Management and implementation. The design of the system is programmed using VHDL hardware description language, based on Quartus II compilation and simulation platform to achieve, and its use of modular design enabling the gradual refinement In the system of division of labor, and each sub module can be
Platform: | Size: 179200 | Author: RONG | Hits:

[VHDL-FPGA-Verilog] zzchufaqi

Description: vhdl 除法器 eda课程设计用。 设计一个两个五位数相除的整数除法器。用发光二极管显示输入数值，用7段显示器显示结果十进制结果。除数和被除数分两次输入，在输入除数和被除数时，要求显示十进制输入数据。采用分时显示方式进行，可参见计算器的显示功能。-divider vhdl eda curriculum design purposes. Design a two five-digit integer divider division. Enter the value with the light-emitting diode display, with 7-segment display shows the results of the decimal result. Divisor and dividend in two inputs, the input divisor and dividend, the requirement that the decimal input data. Conducted using time-sharing display, see the calculator display.
Platform: | Size: 522240 | Author: | Hits:

[VHDL-FPGA-Verilog] fenpin-FPGA

Description: 本文通过在QuartursⅡ开发平台下，一种能够实现等占空比、非等占空比整数分频及半整数分频的通用分频器的FPGA设计与实现，介绍了利用VHDL硬件描述语言输入方式，设计数字电路的过程。-In this paper, the development platform in Quarturs Ⅱ, one can achieve such duty, such as the duty cycle of non-integer frequency division and semi-integer frequency divider of the FPGA general-purpose design and implementation, describes the use of VHDL hardware description language input , digital circuit design process.
Platform: | Size: 17408 | Author: liu | Hits:

[VHDL-FPGA-Verilog] Circuit-Design-with-VHDL

Description: VHDL数字电路设计教程 作者：（巴西）佩德罗尼（Pedroni,V.A.） 著，乔庐峰 等译 本书采用将数字电路系统设计实例与可编程逻辑相结合的方法，通过大量实例，对如何采用VHDL进行电路设计进行了全面阐述。 本书分为三大部分：首先详细介绍VHDL语言的背景知识、基本语法结构和VHDL代码的编写方法；然后介绍VHDL电路单元库的结构和使用方法，以及如何将新的设计加入到现有的或自己新建立的单元库中，以便于进行代码的分割、共享和重用；最后介绍PLD和FPGA的发展历史、主流厂商所提供的开发环境的使用方法。 -Author: (Brazil), Pedroni (Pedroni, VA) forward, Joe Lu Feng and other translations of the book uses examples of digital circuitry and programmable logic design method of combining, through a large number of examples on how to use VHDL to circuit design a comprehensive exposition. This book is divided into three parts: the first detailed introduction to the VHDL language, background knowledge, basic grammatical structures and the compilation of the VHDL code and introduction to the VHDL circuit structure and use of cell libraries, and how the new design added to the existing or their own newly created cell library in order to facilitate the division of code sharing and reuse Finally PLD and FPGA development history, the mainstream development environment provided by manufacturers to use.
Platform: | Size: 29060096 | Author: 吴小平 | Hits:

[VHDL-FPGA-Verilog] myfpga

Description: 详细描述设计过程 ① 指令格式设计 ② 微操作的定义 ③ 节拍的划分 ④ 处理器详细结构设计框图及功能描述(评分重点) a. 模块之间的连线单线用细线，2根及以上用粗线并标出根数及. b. 用箭头标明数据流向,例化时用到的信号名称应标在连线上 ⑤ 各功能模块结构设计框图及功能描述（评分重点） ⑥ VHDL代码、UCF文件、测试指令序列（每条指令的含义） ⑦ 实验总结，在调试和下载过程中遇到的问题 -Design Process Design ② ① instruction format defined micro-operation ③ ④ processor division beat a detailed description of the structural design and function block diagram (score focus) a detailed description single wire connection between modules with thin lines, 2 and above with crude line and mark the number and. b. Use the arrow indicating the flow of data, signal names used in cases of functional modules shall be marked ⑤ structural design diagram and functional description (score focus) ⑥ VHDL code on connection, UCF file test instruction sequence (the meaning of each instruction) ⑦ experiments summarized in debugging and downloading problems encountered in the process
Platform: | Size: 6259712 | Author: 王思雨 | Hits:

[VHDL-FPGA-Verilog] lab6

Description: 详细描述设计过程和实验中遇到的问题，包括： ① 指令格式设计 ② 微操作的定义 ③ 节拍的划分 ④ 处理器详细结构设计框图及功能描述(评分重点) a. 模块之间的连线单线用细线，2根及以上用粗线并标出根数及. b. 用箭头标明数据流向,例化时用到的信号名称应标在连线上 ⑤ 各功能模块结构设计框图及功能描述（评分重点） ⑥ VHDL代码、UCF文件、测试指令序列（每条指令的含义） 实验总结，在调试和下载过程中遇到的问题 -A detailed description of the design process and problems encountered in the experiment, including:. ① ② micro-operation instruction format design definition ③ ④ processor division beat detailed description of the structural design and function block diagram (score focus) a single-wire connection between modules with a thin, two more than the number indicated by bold lines and and. b. Use the arrow indicating the flow of data, signal names used when instantiated ⑤ shall be marked on the connection of each functional module design and function block diagram and description (Ratings Key) ⑥ VHDL code, UCF file, test instruction sequence (the meaning of each instruction) experiments summarized problems encountered during commissioning and download the
Platform: | Size: 5848064 | Author: 王思雨 | Hits:

[Other Embeded program] trafficlight

Description: 本课程设计侧重于逻辑电路设计同时采用VHDL硬件描述语言辅助完成对十字路口交通灯的功能仿真。在设计过程中，重点探讨了交通灯控制系统的设计思路和功能模块的划分，对设计过程中出现的问题详细进行。系统主要由四个模块组成：时钟分频模块、交通灯的控制及计时模块、扫描显示译码模块。-This course is designed to focus on the logic design using VHDL hardware description language at the same time assist the completion of intersection traffic lights functional simulation. During the design process, focusing on the division of traffic light control system design and function modules for the problems in the design process in detail. System consists of four modules: the clock frequency module, and the timing of traffic lights control module, the scan display decoder module.
Platform: | Size: 346112 | Author: 黄颖 | Hits:

[VHDL-FPGA-Verilog] count

Description: 能实现秒分频的计数器,调用元器件，用VHDL语言编写-To achieve second frequency division counter，Calls components, written in VHDL language
Platform: | Size: 699392 | Author: 许静惠 | Hits:

[VHDL-FPGA-Verilog] pinlvxianshi

Description: 通过FPGA中的时钟信号分频作为基准频率，将另一频率作为输入与之比较，并在数码管显示输入频率。(The frequency division of the clock signal in the FPGA is used as the reference frequency, the other frequency is used as input, and the input frequency is displayed in the digital tube.)
Platform: | Size: 8434688 | Author: 狄克推多 | Hits:

[Other] 分频显示

Description: VHDL实验中，实现分频与数码管显示。掌握BCD-七段显示译码器的功能和设计方法； 掌握用硬件描述语言的方法设计组合逻辑电路——BCD-七段显示译码器。(In the VHDL experiment, frequency division and digital tube display are realized.)
Platform: | Size: 21229568 | Author: Maggie0104 | Hits:
« 1 2»

CodeBus www.codebus.net